Dieses Stellenangebot ist nicht mehr verfügbar
Staff Digital Design Verification Engineer RTL, UVM, Formal
jobtraffic
- Ireland
- Ireland
Über
Maximise your chances of a successful application to this job by ensuring your CV and skills are a good match.
This role requires onsite presence five days a week and involves deploying advanced verification methodologies, developing testbenches, and verifying algorithms for ASIC tapeout.
Candidates should have a Bachelor's degree and over 6 years of ASIC design verification experience with strong skills in UVM and SystemVerilog. xcfaprz
The position offers a dynamic work environment with collaboration across teams.
#J-18808-Ljbffr
Sprachkenntnisse
- English
Hinweis für Nutzer
Dieses Stellenangebot wurde von einem unserer Partner veröffentlicht. Sie können das Originalangebot einsehen hier.