Senior Analog Layout Engineer - Timing-Critical Chipsjobtraffic • Ireland
Cette offre d'emploi n'est plus disponible
Senior Analog Layout Engineer - Timing-Critical Chips
jobtraffic
- Ireland
- Ireland
À propos
Interested in this role You can find all the relevant information in the description below.
The ideal candidate will have a minimum of 5 years of experience, ideally more than 8, in analog layout engineering.
Expertise in layout for critical timing, particularly for PLLs and DLLs, is essential.
Experience with Cadence tools is also required. xcfaprz
This role offers the opportunity to work in a dynamic environment with a focus on advanced technologies and layout practices.
#J-18808-Ljbffr
Compétences linguistiques
- English
Avis aux utilisateurs
Cette offre a été publiée par l’un de nos partenaires. Vous pouvez consulter l’offre originale ici.