S'INSCRIRE
Retour aux emplois
XX
Senior ASIC Design Engineer RTL/Timing ExpertHewlett Packard Enterprise Development LP • United States
Postuler Maintenant
XX

Senior ASIC Design Engineer RTL/Timing Expert

Hewlett Packard Enterprise Development LP
  • US
    United States
  • US
    United States
Postuler Maintenant

À propos

A leading technology company in Sunnyvale, California, seeks an experienced engineer to join the Physical design team. The role involves optimizing floorplan and timing closure while validating designs with the Verification team. Candidates must have a Bachelor's degree in Electrical Engineering and over 10 years of experience, alongside strong analytical skills and proficiency in Verilog/System Verilog. This position promotes a collaborative environment focused on innovation and growth. #J-18808-Ljbffr
  • United States

Compétences linguistiques

  • English
Avis aux utilisateurs

Cette offre provient d’une plateforme partenaire de TieTalent. Cliquez sur « Postuler maintenant » pour soumettre votre candidature directement sur leur site.

Postuler Maintenant