XX
Senior DDR IP Applications Engineer Presales LeaderCadence Design SystemsUnited States
XX

Senior DDR IP Applications Engineer Presales Leader

Cadence Design Systems
  • US
    United States
  • US
    United States
Postuler Maintenant

À propos

A global electronic design automation company seeks a Senior Applications Engineer for DDR Design IP in San Jose, CA. This role involves supporting technical presales, conducting simulations, and presenting solutions to customers. Candidates should have a BS/MS in EE, knowledge of Verilog HDL, and excellent presentation skills. The annual salary range is $84,000 to $156,000, with competitive benefits and incentive compensation. #J-18808-Ljbffr
  • United States

Compétences linguistiques

  • English
Avis aux utilisateurs

Cette offre provient d’une plateforme partenaire de TieTalent. Cliquez sur « Postuler maintenant » pour soumettre votre candidature directement sur leur site.