Jobbörse
Finde Jobs in deiner Nähe – ob vor Ort, hybrid oder remote.- Ähnliche Jobs zu: ASIC Design Engineer
ASIC Design Engineer
CiscoUnited StatesThe application window is expected to close on: 06/12/2026 Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received . This role requires bein
ASIC Physical Design Engineer
CiscoUnited StatesThe application window is expected to close on: 06/26/2026 Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received . Meet the Team Acacia, p
ASIC Design Engineer (eInfochips)
Arrow Electronics, Inc.United StatesPosition:ASIC Design Engineer (eInfochips) Job Description:Role:Asic Design Engineer Location: Mountain View CA (Remote)Note:Seeking candidate with Fusion Compiler and Scripting experince.What candida
Senior ASIC Package Design Engineer
K2 SpaceUnited StatesJob DescriptionJob DescriptionK2 is building the largest and highest-power satellites ever flown, unlocking performance levels previously out of reach across every orbit. Backed by $450M from leading
Senior ASIC Physical Design Engineer
K2 SpaceUnited StatesJob DescriptionJob DescriptionK2 is building the largest and highest-power satellites ever flown, unlocking performance levels previously out of reach across every orbit. Backed by $450M from leading
Senior ASIC Physical Design Engineer
K2 SpaceNew YorkOverviewK2 is building the largest and highest-power satellites ever flown, unlocking performance levels across every orbit. Backed by $450M from leading investors and with an additional $500M in sign
Senior ASIC Design Engineer - Terawave
Blue OriginUnited StatesApplication close date: Applications will be accepted on an ongoing basis until the requisition is closed.At Blue Origin, we envision millions of people living and working in space for the benefit of
Principal ASIC Design Engineer - Terawave
Blue OriginUnited StatesApplication close date: Applications will be accepted on an ongoing basis until the requisition is closed.At Blue Origin, we envision millions of people living and working in space for the benefit of
Senior ASIC Physical Design Engineer
K2 SpaceSaint PaulOverviewK2 is building the largest and highest-power satellites ever flown, unlocking performance levels across every orbit. Backed by $450M from leading investors and with an additional $500M in sign
Senior ASIC Design Verification Engineer - Terawave
Blue OriginUnited StatesApplication close date: Applications will be accepted on an ongoing basis until the requisition is closed.At Blue Origin, we envision millions of people living and working in space for the benefit of
Senior ASIC (Front-End) Design Engineer
Ethernovia, Inc.New YorkSenior ASIC Front-End Design Engineer SummaryAs a Senior ASIC Front-End Design Engineer, you will beresponsible for all aspects of digital SoC design , from micro-architecture specification, RTL, veri
Senior ASIC (Front-End) Design Engineer
EthernoviaSan JoseEthernovia is fundamentally changing how cars of the future are built by unifying in-vehicle networks into an end-to-end Ethernet system. Founded in 2018, we’re inventing the future of automobile’s co
ASIC Design Verfication Engineer II (Full Time) - United States
CiscoUnited StatesPlease note this posting is to advertise potential job opportunities. This exact role may not be open today but could open in the near future. When you apply, a Cisco representative may contact you di
ASIC Design Engineering Technical Leader
CiscoUnited StatesThe application window is expected to close on: 06/12/2026 Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received . This role requires bein
Senior Analog ASIC Design Engineer (m/f/d)
Advantest Europe GmbHBöblingenAdvantest - We enable tomorrowʻs technology.IoT, 5G and Artificial Intelligence. Unthinkable without us. More than half of all the microchips produced worldwide first pass through our hands. As the g
Senior Analog ASIC Design Engineer (m/f/d)
Advantest Europe GmbHBöblingenAdvantest - We enable tomorrowʻs technology.IoT, 5G and Artificial Intelligence. Unthinkable without us. More than half of all the microchips produced worldwide first pass through our hands. As the g
Senior ASIC Design Engineer DfT (m/f/d)
Advantest Europe GmbHBöblingenAdvantest - We enable tomorrowʻs technology.IoT, 5G and Artificial Intelligence. Unthinkable without us. More than half of all the microchips produced worldwide first pass through our hands. As the g
Senior Digital ASIC Design Engineer Synthesis (m/f/d)
Advantest Europe GmbHBöblingenAdvantest - We enable tomorrowʻs technology.IoT, 5G and Artificial Intelligence. Unthinkable without us. More than half of all the microchips produced worldwide first pass through our hands. As the g
ASIC Networking Engineer
TenstorrentNew YorkTenstorrent is leading the industry on cutting‑edge AI technology, revolutionizing performance expectations, ease of use, and cost efficiency. With AI redefining the computing paradigm, solutions must
Director - ASIC Design Verification - Terawave
Blue OriginUnited StatesApplication close date: Applications will be accepted on an ongoing basis until the requisition is closed.At Blue Origin, we envision millions of people living and working in space for the benefit of
Design Engineer
MetromontWinchesterPosition Title: Design EngineerJob DescriptionWould you like to be part of a family who loves to take on exciting challenges?Metromont LLC has been one of the leaders in the construction industry for
Design Engineer
Cal Solar IncUnited StatesJob DescriptionJob Description Salary: Design EngineerSupervisor:EngineeringManagerClassification:Full -time, exemptLocation: San Diego, CA. OfficeThe Design Engineer is responsible for the design coo
Design Engineer
H O BOSTROM CO INCWaukeshaDescription: Job Summary : The Design Engineer will use a hands-on approach to lead the technical direction and execution of both new and existing engineering design projects from initial conception t
Design Engineer
Dogwood Industries LLCBothellDescription: Job Title Design EngineerDogwood Industries – Who We Are Build your future with Dogwood Industries! Dogwood Industries is at the forefront of designing and manufacturing Pre-engineered Pa
Design Engineer
Answer ConsultingUnited StatesJob DescriptionJob DescriptionThe employee is part of the Design Engineering Team and shall serve as a stress analysis and mechanical design subject matter expert supporting a variety of projects.The
Über
Join the Cisco Silicon One team in developing a unified silicon architecture for web scale and service provider networks. Cisco's silicon team provides a unique experience for ASIC engineers by combining the resources offered by a large multi-geography silicon organization and a large campus (with onsite gym, healthcare, and cafe, social interest groups, and philanthropy), with the startup culture and breadth of growth opportunities that working in a smaller ASIC team can provide. Your Impact Contribute to the architecture and micro-architecture of high-performance ASIC subsystems for next-generation data center silicon.
Design and implement high-frequency, high-performance RTL in Verilog / System Verilog, meeting aggressive timing, power, and area targets.
Develop design and micro-architecture specifications and participate in technical design reviews.
Collaborate closely with verification teams to resolve design issues and drive functional coverage closure.
Work with physical design teams to address timing, synthesis, and place-and-route challenges.
Debug and root-cause issues across simulation, system integration, and silicon bring-up environments.
Contribute to post-silicon validation and lab bring-up to ensure successful silicon delivery.
Minimum Qualifications Bachelors + 7 years of related experience, or Masters + 4 years of related experience, or PhD + 1 year of related experience.
Experience with at least one full ASIC tapeout, preferably at advanced technology nodes.
Strong expertise in Verilog/System Verilog RTL design for high-performance ASICs.
Understanding of timing closure, power optimization, and clock gating techniques.
Experience with ASIC design flows including simulation, synthesis, and static timing analysis.
Experience with debug and problem-solving skills.
Preferred Qualifications Experience with data center networking or storage architectures, including RDMA and NVMe-over-TCP.
Experience with ARM-based SoC architectures and protocols such as AXI, CHI, APB, and AHB.
Design experience with high-speed interfaces including PCIe, Ethernet MAC, DDR/LPDDR, and DMA engines.
Experience integrating third-party IPs into SoC designs.
Proficiency in engineering scripting and automation (Python, Perl, TCL, shell).
Experience with emulation, prototyping, or formal verification tools.
Why Cisco?
At Cisco, we're revolutionizing how data and infrastructure connect and protect organizations in the AI era - and beyond. We've been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint. Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you'll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere. We are Cisco, and our power starts with you. Message to applicants applying to work in the U.S. and/or Canada:
The starting salary range posted for this position is $165,000.00 to $241,400.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.
Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process. U.S. employees are offered benefits, subject to Cisco's plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time. U.S. employees are eligible for paid time away as described below, subject to Cisco's policies: 10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
1 paid day off for employee's birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
Exempt employees participate in Cisco's flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours ofunused sick timecarried forwardfrom one calendar yearto the next
Additional paid time away may be requested to deal with critical or emergency issues for family members
Optional 10 paid days per full calendar year to volunteer
For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco's policies. Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows: .75% of incentive target for each 1% of revenue attainment up to 50% of quota;
1.5% of incentive target for each 1% of attainment between 50% and 75%;
1% of incentive target for each 1% of attainment between 75% and 100%; and
Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.
For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid. The applicable full salary ranges for this position, by specific state, are listed below: New York City Metro Area: $165,000.00 - $277,600.00
Non-Metro New York state & Washington state: $146,700.00 - $247,000.00
* For quota-based sales roles on Cisco's sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined. ** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.
Sprachkenntnisse
- English
Dieses Stellenangebot stammt von einer Partnerplattform von TieTalent. Klick auf „Jetzt Bewerben”, um deine Bewerbung direkt auf deren Website einzureichen.