S'INSCRIRE

Cette offre d'emploi n'est plus disponible

XX

TPU RTL Design Engineer: High-Speed Interconnects

Google Inc.
  • US
    Sunnyvale, California, United States
  • US
    Sunnyvale, California, United States

À propos

Google Inc. is seeking a High-Performance ASIC Designer in Sunnyvale, CA. The role involves designing RTL IP for AI and networking accelerators, working closely with various teams to ensure integration and performance. Candidates should possess a Bachelor's degree and at least 4 years of ASIC design experience, along with a deep knowledge of digital systems and high-speed interconnects. Competitive compensation includes a salary range of $138,000 – $198,000 plus bonuses and equity.
#J-18808-Ljbffr
  • Sunnyvale, California, United States

Compétences linguistiques

  • English
Avis aux utilisateurs

Cette offre a été publiée par l’un de nos partenaires. Vous pouvez consulter l’offre originale ici.