Jobbörse
Finde Jobs in deiner Nähe – ob vor Ort, hybrid oder remote.- Ähnliche Jobs zu: Principal Design Verification Engineer
IP Design Verification Engineer
Intel CorporationSanta Clara
Job DescriptionThe world is transforming - and so is Intel. Here at Intel, we believe the world needs technology that can enrich the lives of every person on earth. We work every single day to design
Core Design Verification Engineer
Advanced Micro DevicesBoxboroughAdvanced Micro Devices in Boxborough, MA is seeking a self-motivated design verification engineer to enhance their team. This role focuses on driving verification processes to ensure top-quality, lead
CPU Core Design Verification Engineer
Advanced Micro DevicesBoxboroughWHAT YOU DO AT AMD CHANGES EVERYTHINGAt AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems.
Remote Senior CPU Verification & Design Engineer
QualcommSan DiegoQualcomm is seeking a leader in block level verification for complex designs based in San Diego, California. The individual will synthesize ambiguous and conflicting requirements and perform verificat
Lead SOC Design Engineer - RTL, Timing & Verification
Cadence Design SystemsSan JoseCadence Design Systems in San Jose is seeking a Principal Design Engineer to implement and verify complex System-On-Chip (SOC) designs. This leadership role involves managing teams and working with ad
Design Verification, Forward Deployed Engineering
The Consulting SolutionsSan FranciscoAbout the TeamOpenAI’s Forward Deployed Engineering team partners with leading semiconductor companies to deploy production-grade AI systems across the entire chip design lifecycle: design, verificati
ASIC Design & Verification Engineer (SoC/IP) — RSU Eligible
QualcommSanta ClaraQualcomm is seeking an ASIC Engineer to define, design, optimize, and document IP development for high-performance products. The role involves collaboration with cross-functional teams and requires st
Principal Design Engineer
Cadence Design SystemsSan Jose## Principal Design EngineerApplylocations:SAN JOSE:CARYtime type:Full timeposted on:Posted Todaytime left to apply:End Date: December 31, 2026 (30+ days left to apply)job requisition id:R54892## **At
Bridge Principal Design Engineer
OregoniteWalnut CreekWhat Your Day Will Look Like As a principal bridge design engineer, you’ll provide technical assistance and guidance for due diligence, investigation, remediation, improvement, and construction of inf
Principal SerDes Design Engineer - AI Interconnect Leader
Celero Communications, Inc.San JoseCelero Communications, Inc. is seeking a Senior to Principal SerDes Design Engineer for their San Jose or Irvine, CA location. This role involves leading the architecture and design of SerDes for next
Principal SerDes Design Engineer - AI Interconnect Leader
Celero Communications, Inc.IrvineCelero Communications, Inc. is seeking a Senior to Principal SerDes Design Engineer located in Irvine, CA. In this role, you will define the architecture and design high-performance SerDes for next-ge
Principal Frontend Engineer, Design System & AI Enablement
SwiftCruitSaint PaulSwiftCruit is seeking a Principal Engineer specializing in web development for a Design System. You will own complex front-end work and be integral in building and maintaining the software implementat
Principal Software Design Assurance Engineer - Axonics Integration
Boston Scientific GruppeMarlboroughLocation: Marlborough, MA, 01752. Additional Locations: Arden Hills, MN; Irvine, CA; Maple Grove, MN.Company: Boston Scientific. Division: Urology. Position: Principal Software Design Assurance Engine
Senior Principal Software Engineer – Backend (Machine Identity Security, SaaS Control Plane)
Palo Alto Networks, Inc.Santa ClaraJob Summary We are seeking a Principal Software Engineer to join our Machine Identity Security team, focused on backend systems that power the control plane of our platform. In this role, you will lea
Senior Staff CPU RTL Design Engineer
QualcommSanta ClaraCompany:Qualcomm Technologies, Inc. Job Area:Engineering Group, Engineering Group > CPU Engineering General Summary:This individual leads the team to improve engineering efficiency, product quality an
Senior Mechanical Engineer – Precision Tooling & Design
Applied MaterialsSanta ClaraApplied Materials in Santa Clara, CA, is searching for a Mechanical Engineer to resolve challenging mechanical problems and to design custom tooling for our advanced equipment. The role entails extens
Wireless Design Engineer
ApTask Global WorkforceSanta ClaraApTask Global Workforce (AGW) is seeking a Wireless Design Engineer with a technology company. This is a 6+ month contract opportunity located in Santa Clara, CA (5x a week).Summary: We are seeking a
Physical Design Engineer
QualcommSanta ClaraQualcomm Technologies, Inc. Engineering Group, Engineering Group > ASICS Engineering As a leading technology innovator, Qualcomm pushes the boundaries of what's possible to enable next-generation expe
Senior Mask Layout Design Engineer
NVIDIASanta ClaraAre you a Mask Layout Design Engineer who is seeking an outstanding opportunity? We are looking for a Senior Mask Layout Design Engineer – someone who is excited to join a growing group of diverse ind
Senior Staff PCB Layout Design Engineer
Entrada VenturesSanta ClaraAtd-Matrix , we are focused on unleashing the potential of generative AI to power the transformation of technology. We are at the forefront of software and hardware innovation, pushing the boundaries
Silicon Design Engineer
Advanced Micro DevicesSanta ClaraJob Role and Responsibility:AMD, Inc., is hiring Silicon Design Engineer to Research, design, develop, and/or test electronic components and systems for semiconductor and related device manufacturing,
Principal Hardware Systems Engineer
Entrada VenturesSanta ClaraAbout the Role At d-matrix, we are redefining the architecture of AI compute. As a Principal Hardware Design Engineer, you will be a cornerstone of our hardware organization, leading the development o
Senior Staff Analog Design Engineer
Entrada VenturesSanta ClaraLocation Hybrid, working onsite at our Santa Clara, Ca headquarters 3-5 days per week.The role: Senior Staff Analog Design Engineer What You Will Do:Analog-mixed signal integrated circuit design using
Senior Power Integrity Co-Design Engineer (PDN/SoC)
NVIDIA CorporationSanta ClaraNVIDIA Corporation is seeking a Senior Power Integrity Co-Design Engineer to architect voltage-noise mitigation across the silicon, package, board, and platform. This role involves collaboration with
MTS Silicon ASIC Design Engineer
Advanced Micro DevicesSanta ClaraAdvanced Micro Devices is seeking an MTS Silicon Design Engineer to lead research and development for semiconductor components. This role involves defining architectures, verifying designs, and collab
IP Design Verification Engineer
- Santa Clara, California, United States
- Santa Clara, California, United States
Über
The world is transforming - and so is Intel. Here at Intel, we believe the world needs technology that can enrich the lives of every person on earth. We work every single day to design and manufacture silicon products that empower people's lives. Do you love to solve technical challenges? Do you enjoy working with cross functional teams to deliver solutions for products? If so, come join us to do something wonderful. As an IP Verification Engineer, you will be working on UCIe Mixed-Signal IP delivering to multiple Server SoCs. Responsibilities
Test bench development, directed/constrained random test generation in UVM Closely working with design team to review specifications and architecture, define verification plan, coverage, and improve methodology Run RTL and gate level functional verification, debug failures, and analyze coverage Support mixed-signal verification using Verilog models of analog IP Minimum Qualifications
Bachelor's degree in Electrical/Computer Engineering or Computer Science and 5+ years of experience -OR- Master’s degree and 3+ years -OR- PhD and 2+ years IP or SoC verification experience using System Verilog/UVM Reading and interpreting technical specs and Register Transfer Level (RTL) code for debug implementation of verification environments that include use of constrained-random stimulus Code/Functional Coverage analysis Writing System Verilog Assertions (SVA) Preferred Qualifications
Mixed-Signal Verification Experience with UCIe or PCIe or I/O Job Details
Job Type: Experienced Hire Shift: Shift 1 (United States of America) Primary Location: US, California, Santa Clara Additional Locations: US, Oregon, Hillsboro Posting Statement
All qualified applicants will receive consideration for employment without regard to race, color, religion, religious creed, sex, national origin, ancestry, age, physical or mental disability, medical condition, genetic information, military and veteran status, marital status, pregnancy, gender, gender expression, gender identity, sexual orientation, or any other characteristic protected by local law, regulation, or ordinance.
#J-18808-Ljbffr
Sprachkenntnisse
- English
Dieses Stellenangebot stammt von einer Partnerplattform von TieTalent. Klick auf „Jetzt Bewerben”, um deine Bewerbung direkt auf deren Website einzureichen.