Dieses Stellenangebot ist nicht mehr verfügbar
AI SoC Hardware Architect
Ericsson GmbH
- Austin, Texas, United States
- Austin, Texas, United States
Über
Location: Austin, TX. Cross‑functional leadership across Model Engineering, AI Infrastructure, and Silicon Architecture. The Problem Nobody Else Is Solving
Most chip programs require seamless translation between AI models, silicon hardware, and infrastructure. Disconnected handoffs bleed performance. This role eliminates that translation gap, ensuring every hardware investment aligns with workloads and software stacks. The Role
As Principal AI Hardware Architect, you own the technical contract between AI workloads, software systems, and custom silicon. Your decisions are realized on silicon; you develop performance models, guide compute and memory hierarchy choices, and ensure the software stack can exploit hardware advances. What You’ll Own
Workload‑to‑Architecture Translation: Analyze real‑world test cases and translate them into concrete hardware requirements. Performance Modeling Ownership: Build analytical, simulation, and cycle‑approximate models that dictate compute investments and feature prioritization. Real Workload Validation: Profile workloads on current and future platforms, identify bottlenecks, and feed findings into design cycles. Strategic Technical Translation: Align hardware architects, AI researchers, and infrastructure teams, grounding decisions in measurable constraints. What You Bring
AI/ML Systems depth: Deep understanding of inference systems, quantization, deployment constraints, and silicon utilization costs. Silicon Architecture fluency: Experience with processor, accelerator, or custom silicon architectures, performance trade‑off analysis, and on‑chip interconnects. Required Qualifications
12+ years of industry experience across AI, systems, or silicon. Proven experience at the intersection of hardware and intelligent compute systems. Hardware/software co‑design leadership across full product cycles. Demonstrated performance modeling expertise (analytical, simulation, or cycle‑approximate). Track record of influencing architectural and product decisions across multiple technical organizations. Exceptional written communication and technical specification ability. Strong Python and C++ skills. Strongly Preferred
Experience with custom silicon, accelerators, or advanced hardware platforms. Prior involvement in ISA definition, memory hierarchy design, or accelerator roadmap decisions. Compensation and Benefits
Competitive salary commensurate with experience. Health, dental, and vision benefits with company‑matched contributions. 401(k) plan with company match and stock purchase opportunity. Paid time off: vacation, personal days, holidays, sick and volunteer time. Maternity and parental leave benefits. Equal Opportunity Employer
Ericsson is proud to be an Equal Opportunity employer.
#J-18808-Ljbffr
Sprachkenntnisse
- English
Hinweis für Nutzer
Dieses Stellenangebot wurde von einem unserer Partner veröffentlicht. Sie können das Originalangebot einsehen hier.