Cette offre d'emploi n'est plus disponible
À propos
Develop and maintain UVM-based verification environments
Verify CPU subsystems and instruction execution
Implement constrained-random testing
Integrate Instruction Set Simulators (ISS) with DV environments
Debug complex functional issues across hardware and testbench
Requirements:
5+ years Design Verification experience
Strong skills in:
SystemVerilog
UVM
Testbench architecture
Experience verifying processor or CPU subsystems
Preferred:
Familiarity with Instruction Set Simulators (Spike or similar)
Experience with random instruction generators (Sting)
Knowledge of processor software toolchains
Compétences linguistiques
- English
Avis aux utilisateurs
Cette offre a été publiée par l’un de nos partenaires. Vous pouvez consulter l’offre originale ici.