Post-Silicon Validation Manager

We are seeking an experienced Silicon Validation Manager to join our silicon design team and lead validation activities for our Quantum SoC controller and integrated quantum solutions. This is a hands‑on leadership role spanning FPGA‑based pre‑silicon verification, post‑silicon validation and debug, and lab management, including validation at both room temperature and cryogenic temperatures.

In this position, you will play a key role in shaping Equal1’s validation strategy across multiple global sites, while mentoring a multidisciplinary team delivering next‑generation quantum hardware.

• 
  

• Lead post‑silicon validation and debug of QSoCs, including digital systems with embedded ARM cores, precision analog/mixed‑signal blocks, and RF circuits for qubit control and measurement. This extends to device characterisation across samples, at room and at cryo temperatures.

  
  

• Collaborate with design, verification, architecture, firmware, and quantum engineering teams to rapidly isolate, root‑cause, and resolve QSoC‑level issues.

  
  

• Manage FPGA‑based pre‑silicon verification, including emulation of digital, analog, and RF paths, firmware test harnesses, and validation software. This includes RFSoC platforms for early system‑level testing of complete multi‑qubit quantum systems.

  
  

• Coordinate coherent multi‑site lab operations and validation workflows, including procurement, calibration, and maintenance of cryogenic, RF, analog, and digital test infrastructure.

  
  

• Ensure sample board readiness and quality through bring‑up, rework, revisions, PCB evaluation, packaging considerations, and controlled distribution.

  
  

• Own the automation and scripting frameworks (Python, C, Bash, or similar) to enable repeatable, accelerated, and scalable device debug, data capture, and regression testing.

  
  

• Provide technical leadership and mentorship for engineers and the quantum measurement team, and shape quantum validation strategy, methodologies, and best practices across global sites.

  
  

• Play a significant role in the architecture and design of next‑generation QSoC devices, packaging, and quantum collateral.

  
  

• 
  

• Strong understanding of semiconductor device physics, including transistor operation, analog/mixed‑signal behaviour, noise, parasitics, process variation, and their impact on system‑level performance.

  
  

• Hands‑on expertise with digital, analog, and RF debug techniques, including oscilloscopes, logic analyzers, VNAs, spectrum analyzers, SMUs, and high‑speed digitizers.

  
  

• Experience validating devices at cryogenic temperatures, including qubit control/readout, RF chains, and coherent measurement methodologies (preferred).

  
  

• Strong FPGA‑based pre‑silicon verification experience, including RFSoC platforms.

  
  

• Familiarity with PCB and packaging tools such as Altium or Cadence Allegro, and understanding of board‑level signal integrity, routing, and component placement considerations.

  
  

• Demonstrated ability in automation and scripting for repeatable, accelerated validation and debug workflows (Python, C, Bash, or similar).

  
  

• Proven leadership of engineering teams and multi‑site technical programs, excellent mentorship, collaboration, and problem‑solving skills. xcfaprz

  
  

• 
  

• Experience in quantum hardware or qubit control systems is highly desirable.