Chelsea Search Group, Inc.
Senior IC Design Engineer (PLL and Clock Distribution expertise)
- +1
- +1
- United States
- +1
- +1
- United States
À propos
Requirements: • High-speed time-interleaved ADCs (SAR, pipeline, TDC, etc.), RF front-end design, SerDes, miscellaneous functions (other data converters, filters, amplifiers, PLLs, power management, oscillators, etc.) in FinFET technologies. • MS with 5+ years or PhD with 3+ years of experience preferred. • Strong PLL and clock distribution experience is preferred
#J-18808-Ljbffr
Compétences idéales
- Pipeline
Expérience professionnelle
- Embedded
Compétences linguistiques
- English