Senior Principal Design Engineer

Join to apply for the

Senior Principal Design Engineer

role at

Cadence 2 weeks ago Be among the first 25 applicants Join to apply for the

Senior Principal Design Engineer

role at

Cadence At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

We are a great and passionate engineering team building the next Palladium Emulation ASIC and system at Cadence Design System.

Palladium has been the leader in the industry over the past 20 years and we are pushing the envelope using the latest technology node and methodologies.

Palladium is a massively parallel system with 1000s of custom processors tightly interconnected together through a custom and proprietary mesh using the latest tools and IPs from Cadence.

Key Responsibilities

Will be responsible for developing and debugging design constraints across all modes and level of hierarchies (block / subChip / top) The candidate will routinely discuss with Design team to facilitate logic changes and improved / drive timing to closure. The position will interact with both Front End (Design / DFT) and Back End Implementation Teams (P&R). Proficient in STA and methodologies for timing closure, and have a good understanding of noise, cross-talk, and OCV effects, among others. Experience with large design STA and Timing Closure. Familiar with ECO techniques and implementation. Maintain scripts and methodologies for analysis and runs. Implement timing infrastructure.

Requirements

BS in electrical or computer engineering with a minimum of 10 years of ASIC Design experience OR MS with a minimum of 7 years of experience OR PhD with a minimum of 5 years of experience Excellent written and verbal communication skills. Understanding of complete SOC design and flow.

Desired

Self-motivated team player with strong problem-solving and analytical skills to collaborate with various teams to achieve desired goals Experience in at least one scripting language like PERL, Python, Tk/TCL or Shell is preferred.

The annual salary range for California is $154,000 to $286,000. You may also be eligible to receive incentive compensation: bonus, equity, and benefits. Sales positions generally offer a competitive On Target Earnings (OTE) incentive compensation structure. Please note that the salary range is a guideline and compensation may vary based on factors such as qualifications, skill level, competencies and work location. Our benefits programs include: paid vacation and paid holidays, 401(k) plan with employer match, employee stock purchase plan, a variety of medical, dental and vision plan options, and more.

We’re doing work that matters. Help us solve what others can’t. Seniority level

Seniority level Mid-Senior level Employment type

Employment type Full-time Job function

Job function Engineering and Information Technology Industries Software Development Referrals increase your chances of interviewing at Cadence by 2x Sign in to set job alerts for “Senior Principal Design Engineer” roles.

Senior Mechanical Engineer – Interconnect Design

Senior Thermal Solutions Design Engineer

Senior Mechanical Engineer - Cylinder Design

Menlo Park, CA $126,000.00-$148,000.00 2 weeks ago Senior Mechanical Engineer, Robot Design

Palo Alto, CA $82,500.00-$187,500.00 2 weeks ago Staff Mechanical Engineer - Cylinder Design

Menlo Park, CA $148,000.00-$169,999.00 2 weeks ago Staff Mechanical Engineer, Design for Scalability

Senior Staff Engineer/Principal Memory Design Engineer

Principal Memory Design Engineer/ Senior Technical Manager

Sr./Principal Plasma Equipment Design Engineer

San Francisco Bay Area $70,000.00-$300,000.00 1 year ago San Jose, CA $142,000.00-$222,000.00 2 weeks ago Sr. Engineer - Integrated Photonics Design

We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.

#J-18808-Ljbffr