This job offer is no longer available
About
Sunnyvale, CA (Hybrid)
Responsibilities
Perform
RTL and netlist-level power analysis & optimization
Analyze and debug reports from
Synthesis, PD, Timing, and Power flows
Implement
low-power methodologies and UPF
Develop
automation scripts
for report and data analysis
Required Skills
2+ to 10 years
experience in
ASIC Power / Low-Power Design
Hands-on experience with
PrimePower / PTPX or Cadence Joules
Experience with
DC, ICC, VCS, Verdi
Strong scripting skills in
Python / Perl / Tcl
Experience working with
UPF and power estimation flows
Nice to Have
IP / SoC-level power profiling exposure
#J-18808-Ljbffr
Languages
- English
Notice for Users
This job was posted by one of our partners. You can view the original job source here.