Dieses Stellenangebot ist nicht mehr verfügbar
Staff SerDes DSP Design Engineer
jobtraffic
- Ireland
- Ireland
Über
If you would like to know a bit more about this opportunity, or are considering applying, then please read the following job information.
Responsibilities include RTL implementation, design verification, and collaboration with the architecture team.
The ideal candidate should have extensive experience in RTL methodologies and familiarity with Verilog.
A Bachelor's or Master's in Electrical Engineering is required. xcfaprz
Competitive benefits are offered, and the role supports innovation in AI and hardware design.
#J-18808-Ljbffr
Sprachkenntnisse
- English
Hinweis für Nutzer
Dieses Stellenangebot wurde von einem unserer Partner veröffentlicht. Sie können das Originalangebot einsehen hier.