Offres d'emploi
Trouvez des postes près de chez vous, sur site, hybrides ou à distance.- Emplois similaires à : Senior ASIC Physical Design Engineer
Senior ASIC Physical Design Engineer
Cisco Systems, Inc.San JoseThe application window is expected to close on: 08/01/2026Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.Meet the Team The Common H
Senior ASIC Physical Design Engineer
Johns Hopkins Applied Physics LabLaurelDescription Do you love building and prototyping robust electrical systems?Are you passionate about providing real impact to the country’s toughest national security problems?If so, we're looking for
Senior Physical Design Engineer, ASIC/CMOS
Broadcom Inc.San JoseBroadcom Inc. is seeking a skilled individual for their Design Implementation team in San Jose, California. In this role, you will work on cutting-edge CMOS ASIC designs for various applications inclu
Senior ASIC Physical Design Engineer (RTL-to-GDSII)
Cisco Systems, Inc.San JoseCisco Systems, Inc. is seeking a Physical Design Engineer in San Jose, California. In this role, you will be responsible for leading RTL-to-GDSII implementations for advanced semiconductor nodes, opti
Senior Staff ASIC Physical Design Engineer Lead Tapeouts
Bolt Graphics, Inc.SunnyvaleBolt Graphics, Inc. is looking for a Staff/Senior Staff Physical Design Engineer in Sunnyvale, CA. The role is critical in driving physical implementation in semiconductor design, focusing on achievin
Physical IC Design Engineer
Broadcom Inc.San Jose## Physical IC Design EngineerApplylocations:USA-CA San Jose Innovation Drivetime type:Full timeposted on:Posted Todayjob requisition id:R026262**Please Note:****1. If you are a first time user, pleas
Senior Custom ASIC Lead — Drive High-Impact Chip Design
Broadcom Inc.San JoseBroadcom Inc. seeks a Senior Custom ASIC Engineering Lead to manage and guide customer ASIC programs from inception to production. The ideal candidate will have extensive experience in ASIC design, lo
Physical Design Principal AE
Cadence Design SystemsSan JoseKey ResponsibilitiesProvide technical support to Cadence customers in the areas of Backend Digital Design Implementation and Signoff, including Place and Route, Design Closure, and timing/power signof
Physical Design Verification Lead (7264)
TSMC - Taiwan Semiconductor Manufacturing Company LimitedSan JosePhysical Design Verification Lead (7264) Overview of Role TSMC Technology Inc. is at the forefront of semiconductor innovation, delivering cutting‑edge solutions that power the next generation of tech
Physical Design Intern: 12-Week Internship & Mentorship
EtchedSan JoseEtched in San Jose, CA, is seeking a Physical Design intern to help realize front-end designs in silicon. This 12-week paid internship offers generous housing support and daily meals. Interns will wor
Principal Physical Design AE - Frontend/Backend Signoff
Cadence Design SystemsSan JoseCadence Design Systems is looking for a qualified candidate to provide technical support for Backend Digital Design Implementation, helping customers achieve their design goals using Cadence technolog
Senior Staff Engineer, Design Verification
ConductorSan JoseOverviewTo provide the best candidate experience amidst our high application volumes, each candidate is limited to 10 applications across all open jobs within a 6-month period. Advancing the World’s T
Senior Server Hardware Design Engineer
Support RevolutionSan JoseSupport Revolution is seeking a talented Hardware Design Engineer in San Jose, California. The successful candidate will be responsible for schematic capture, PCB layout review, and testing of server
Senior Mechanical Design Engineer — Enclosures & Chassis
ManpowerGroup Global, Inc.San JoseManpowerGroup Global, Inc. is looking for a skilled Mechanical Design Engineer in Wisconsin. You will design complex electro-mechanical assemblies, collaborating with engineering teams for high-perfor
Senior Aerospace Design Assurance & QA Engineer
INSIDERSan JoseInsider, Inc. is actively seeking an experienced professional in San Jose, California to take on a role focused on Aerospace Design Assurance. The ideal candidate will have over 6 years of experience
Senior Electrical Engineer: Medical PCB Design (Onsite)
Stryker CorporationSan JoseStryker Corporation is seeking a Staff Electrical Engineer for onsite work in San Jose, CA. This role involves end-to-end PCB design, from schematic capture through to verification. The ideal candidat
Senior Technical Staff Engineer - Validation (System Design)
FHLB Des MoinesSan JoseSenior Technical Staff Engineer - Validation (System Design)Skip to main contentThis website uses cookies and similar technologies in order to provide certain features and functions of our site, to pe
Senior PLL Design Engineer - High-Speed Transceivers
Celero CommunicationsSan JoseCelero Communications is seeking a High-Speed CMOS PLL Analog Design Engineer to deliver transformative High-Speed Interconnect Technology. You will play a key role in designing PLLs for next generati
579634-Senior Analog/Mixed-Signal Design Engineer
Norland GroupSan JoseThis position requires - Clear Background, Drug Test, and Education Check. Must be authorized to work in the US for any employer without Sponsorship. (Principal Only! No Corp to Corp)Position Title:57
Senior Principal App Engineer - Backend Digital Design
Cadence Design SystemsSan JoseCadence Design Systems is actively seeking a Sr. Principal Application Engineer in San Jose. This role involves providing technical support to customers in Backend Digital Design Implementation and gu
Senior Design Automation Engineer - Frontend RTL & Verification
191 Altera CorporationSan Jose191 Altera Corporation is seeking a Senior Design Automation Engineer in San Jose, California, to join our Design Methodology, Automation and Infrastructure Team. This role involves developing automat
Senior Data Center Infrastructure Engineer — Design, Build & Optimize
Astreya Inc.San JoseAstreya Inc. is seeking a Sr. DC Infrastructure Engineer (Network Engineer IV) in San Jose, California. This role is pivotal in designing, implementing, and maintaining data center infrastructure, ens
Senior Optical Link Design Engineer – Co-Packaged Optics
Ayar LabsSan JoseAyar Labs in San Jose, CA is seeking a Sr. Staff Engineer for Optical Link Design. The role involves pivotal responsibilities in shaping optical I/O platforms, ensuring optimal performance of co-packa
Senior IC Package Design Engineer - High-Speed SerDes
Broadcom Inc.San JoseBroadcom Inc. is seeking an experienced Package Design Engineer located in San Jose, CA. The role involves the design of package structures for advanced ASICs, including high-speed SerDes technologies
Senior Analog/Mixed-Signal IC Design Engineer - EDA Lead
Norland GroupSan JoseNorland Group is looking for a Senior Analog/Mixed-Signal Design Engineer in San Jose, CA. This critical role involves owning and advancing EDA design flows while ensuring reliability for advanced chi
Senior ASIC Physical Design Engineer
- San Jose, Arizona, United States
- San Jose, Arizona, United States
À propos
Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.
Meet the Team The Common Hardware Group (CHG) creates innovative hardware platforms central to the AI era, powering Cisco’s core Switching, Routing, and Wireless products for organizations globally. Our innovations in silicon, optics, and hardware platforms—like Silicon One—are shaping the technology industry. We're a global team of creative experts, bringing our unique backgrounds and bold ideas to push boundaries and help each other grow. Because full product development—from design to qualification to production—is within our team, we’re able to think differently, experiment more, and work quickly. Join us to power the future of the digital world.
Your Impact As a Physical Design Engineer, you will play a key role in the full RTL-to-GDSII implementation flow for advanced semiconductor nodes. You will optimize floor planning and timing, analyze and improve backend design flows, and collaborate across teams to ensure the successful delivery of high-performance networking chips. You will:
Own and drive RTL-to-GDSII implementation for advanced nodes (sub-16nm to 3nm).
Define and execute hierarchical floor planning, place and route, clock and power distribution, and timing convergence strategies.
Perform static timing analysis (STA), setup reviews, and sign-offs for multi-mode/multi-corner designs; develop automated scripts within STA tools.
Implement and manage timing ECO strategies using tools like Tweaker/PrimeTime.
Analyze quality and efficiency gaps, recommend tool, flow, and methodology improvements.
Collaborate with RTL, DFT, EDA vendors, and tool owners to drive design and implementation efficiency.
Evaluate and implement new timing methodologies; provide creative debugging solutions.
Contribute to best practices and drive methodology alignment across projects.
Minimum Qualifications
Bachelor’s degree in Electrical or Computer engineering and 7+ years of ASIC relevant experience, or Master’s degree in Electrical or Computer engineering and 4+ years of ASIC relevant experience, or PhD in Electrical or Computer engineering + 1 year of ASIC relevant experience
Experience working with EDA tools like Innovus, Tempus/Primetime, Redhawk/Voltus or Calibre/Pegasus.
Preferred Qualifications
Experience working on Fullchip activities; including floor-planning, power-grid planning, partitioning and pin-assignment.
Experience with hierarchical design, timing closure, physical design convergence, and power integrity analysis.
Experience with static timing analysis and concepts, defining timing constraints and exceptions, corners/voltage definitions.
Experience with custom clock (H-Tree or Mesh) at chip level.
Experience with Python and usage of AI tools by giving accurate prompts
Why Cisco? At Cisco, we’re revolutionizing how data and infrastructure connect and protect organizations in the AI era – and beyond. We’ve been innovating fearlessly for 40 years to create solutions that power how humans and technology work together across the physical and digital worlds. These solutions provide customers with unparalleled security, visibility, and insights across the entire digital footprint.
Fueled by the depth and breadth of our technology, we experiment and create meaningful solutions. Add to that our worldwide network of doers and experts, and you’ll see that the opportunities to grow and build are limitless. We work as a team, collaborating with empathy to make really big things happen on a global scale. Because our solutions are everywhere, our impact is everywhere.
We are Cisco, and our power starts with you.
Message to applicants applying to work in the U.S. and/or Canada: The starting salary range posted for this position is $165,000.00 to $241,400.00 and reflects the projected salary range for new hires in this position in U.S. and/or Canada locations, not including incentive compensation*, equity, or benefits.
Individual pay is determined by the candidate's hiring location, market conditions, job-related skillset, experience, qualifications, education, certifications, and/or training. The full salary range for certain locations is listed below. For locations not listed below, the recruiter can share more details about compensation for the role in your location during the hiring process.
U.S. employees are offered benefits, subject to Cisco’s plan eligibility rules, which include medical, dental and vision insurance, a 401(k) plan with a Cisco matching contribution, paid parental leave, short and long-term disability coverage, and basic life insurance. Please see the Cisco careers site to discover more benefits and perks. Employees may be eligible to receive grants of Cisco restricted stock units, which vest following continued employment with Cisco for defined periods of time.
U.S. employees are eligible for paid time away as described below, subject to Cisco’s policies:
10 paid holidays per full calendar year, plus 1 floating holiday for non-exempt employees
1 paid day off for employee’s birthday, paid year-end holiday shutdown, and 4 paid days off for personal wellness determined by Cisco
Non-exempt employees** receive 16 days of paid vacation time per full calendar year, accrued at rate of 4.92 hours per pay period for full-time employees
Exempt employees participate in Cisco’s flexible vacation time off program, which has no defined limit on how much vacation time eligible employees may use (subject to availability and some business limitations)
80 hours of sick time off provided on hire date and each January 1st thereafter, and up to 80 hours ofunused sick timecarried forwardfrom one calendar yearto the next
Additional paid time away may be requested to deal with critical or emergency issues for family members
Optional 10 paid days per full calendar year to volunteer
For non-sales roles, employees are also eligible to earn annual bonuses subject to Cisco’s policies.
Employees on sales plans earn performance-based incentive pay on top of their base salary, which is split between quota and non-quota components, subject to the applicable Cisco plan. For quota-based incentive pay, Cisco typically pays as follows:
.75% of incentive target for each 1% of revenue attainment up to 50% of quota;
1.5% of incentive target for each 1% of attainment between 50% and 75%;
1% of incentive target for each 1% of attainment between 75% and 100%; and
Once performance exceeds 100% attainment, incentive rates are at or above 1% for each 1% of attainment with no cap on incentive compensation.
For non-quota-based sales performance elements such as strategic sales objectives, Cisco may pay 0% up to 125% of target. Cisco sales plans do not have a minimum threshold of performance for sales incentive compensation to be paid.
The applicable full salary ranges for this position, by specific state, are listed below:
New York City Metro Area:
$165,000.00 - $277,600.00
Non-Metro New York state & Washington state:
$146,700.00 - $247,000.00
* For quota-based sales roles on Cisco’s sales plan, the ranges provided in this posting include base pay and sales target incentive compensation combined.
** Employees in Illinois, whether exempt or non-exempt, will participate in a unique time off program to meet local requirements.
#J-18808-Ljbffr
Compétences linguistiques
- English
Cette offre provient d’une plateforme partenaire de TieTalent. Cliquez sur « Postuler maintenant » pour soumettre votre candidature directement sur leur site.