This job offer is no longer available
About
Hit Apply below to send your application for consideration Ensure that your CV is up to date, and that you have read the job specs first.
The role involves leading chip-level ESD protection design, conducting reliability testing, and defining methodologies for silicon development.
Candidates should have a Bachelor's, Master's, or PhD in Electrical Engineering and solid experience with ESD protection techniques and tools like Cadence Virtuoso. xcfaprz
This position requires excellent communication skills and a self-motivated approach to challenges.
#J-18808-Ljbffr
Languages
- English
Notice for Users
This job was posted by one of our partners. You can view the original job source here.