About
Below covers everything you need to know about what this opportunity entails, as well as what is expected from applicants.
The role involves deploying cutting-edge verification methodologies and debugging test failures to ensure quality delivery.
Candidates should have at least 6 years of experience with UVM-based functional verification and be skilled in System Verilog. xcfaprz
The company offers flexible working options, including work from home and collaborative office space, alongside competitive benefits to support well-being and life balance.
#J-18808-Ljbffr
Languages
- English
Notice for Users
This job comes from a TieTalent partner platform. Click "Apply Now" to submit your application directly on their site.