This job offer is no longer available
- +1
- +1
- Texas, United States
About
Design Verification Engineer Type :- Full Time Location :-
Sunnyvale CA
/Redmond WA/ Austin TX Onsite (Hybrid )
Key Responsibilities:
Strong understanding of SV and UVM and...
Nice-to-have skills
- SystemVerilog
Work experience
- Embedded
Languages
- English
Notice for Users
This job was posted by one of our partners. You can view the original job source here.