This job offer is no longer available
- +1
- +3
- California, United States
About
We do have a GPU Design Verification Engineer role in San Jose, CA or Austin, TX (Onsite). Please find the Job Description below and kindly respond back with your updated resume. Job Location : San Jose, CA or Austin, TX (Onsite) Duration : 12+ Months Job Description: Work with architects and designers to build verification environments and test plans Craft functional verification coverage strategy to ensure complete test suite implementation Develop assertions and checks to optimize isolation time and produce meaningful failing signatures Analyze failing tests to root cause along, working with RTL and reference modeling teams Provide input on Architectural and Micro-Architectural specifications for testability and accuracy Examine code coverage results, identifying exclusions and improving stimulus Take ownership of key milestone closure by meeting phase gate pass rates, coverage quality, and other quality metrics Skills and Qualifications: BS in Computer Engineering, BSEE or comparable and 5+ years of industry experience in a design verification role Proficient in System Verilog/UVM/OVM, and OOP/C++ Deep understanding of constrained randomization and the development of efficient test suites Experience with code coverage and functional coverage-driven verification methodology. • Experience in creating, running and debugging of System Verilog/UVM constraint-random testbench. Working knowledge of scripting languages such as Python or Perl Understanding of micro-architecture, logic design, FSMs, arithmetic Datapath pipelines Preferred qualifications: MS CE/EE with 5+ years of industry experience in verification Good verbal and written communication skills Experience of GPU or CPU is a plus Seniority level
Seniority level Mid-Senior level Employment type
Employment type Contract Job function
Industries Semiconductor Manufacturing Referrals increase your chances of interviewing at Canvendor by 2x Sign in to set job alerts for “Design Verification Engineer” roles.
Design Verification Engineer (University Grad)
Sunnyvale, CA $114,000.00-$133,000.00 1 week ago Sunnyvale, CA $114,000.00-$166,000.00 1 week ago Sunnyvale, CA $114,000.00-$166,000.00 1 week ago Sunnyvale, CA $114,000.00-$166,000.00 1 week ago Sunnyvale, CA $142,000.00-$203,000.00 4 days ago Sunnyvale, CA $212,000.00-$291,000.00 1 week ago Sunnyvale, CA $142,000.00-$203,000.00 1 week ago Sunnyvale, CA $173,000.00-$249,000.00 1 week ago San Jose, CA $133,300.00-$186,800.00 3 days ago Sunnyvale, CA $212,000.00-$291,000.00 1 week ago San Jose, CA $159,840.00-$239,760.00 1 week ago Sunnyvale, CA $142,000.00-$203,000.00 1 week ago Sunnyvale, CA $114,000.00-$166,000.00 1 week ago San Jose, CA $133,300.00-$186,800.00 2 weeks ago We’re unlocking community knowledge in a new way. Experts add insights directly into each article, started with the help of AI.
#J-18808-Ljbffr
Nice-to-have skills
- C++
- Perl
- Python
Work experience
- Embedded
Languages
- English
Notice for Users
This job was posted by one of our partners. You can view the original job source here.