Job Opportunities
Find jobs near you, whether onsite, hybrid, or remote.- Similar Jobs to: Package Design Engineer
Senior ASIC Package Design Engineer
K2 SpaceNew YorkK2 is building the largest and highest‑power satellites ever flown, unlocking performance levels previously out of reach across every orbit. Backed by $450M from leading investors including Altimeter
Innovative Memory Package Design Engineer
1000 Micron Technology, Inc.Boise1000 Micron Technology, Inc. in Boise, Idaho is looking for an experienced engineer to contribute to the development of new products by optimizing circuit designs. You will oversee the layout process
Sr. IC Package Design Engineer (Silicon Engineering)
SPACE EXPLORATION TECHNOLOGIES CORPIrvineIrvine, CASpaceX was founded under the belief that a future where humanity is out exploring the stars is fundamentally more exciting than one where we are not. Today SpaceX is actively developing the
Senior IC Package Design Engineer - High-Speed SerDes
Broadcom Inc.San JoseBroadcom Inc. is seeking an experienced Package Design Engineer located in San Jose, CA. The role involves the design of package structures for advanced ASICs, including high-speed SerDes technologies
Senior MEMS Package Design Engineer – Equity & Bonus
Sitime-CorporationSanta ClaraSiTime-Corporation in Santa Clara, CA is seeking a Senior Semiconductor Package Engineer to innovate packaging technology for MEMS-based timing products. You will lead the design, development, and qua
Package Engineer: Design & Optimize Cost-Efficient Equipment
Fluor CorporationIndianaFluor Corporation in Indiana, Pennsylvania seeks an experienced engineer to deliver cost-effective engineering solutions while collaborating with teams to promote innovative practices. This position i
IC Package Design Engineer - Hybrid, Impactful Growth
Amkor TechnologyTempeAmkor Technology is hiring an IC package Design Engineer for their Tempe, AZ office. The role includes creating high-quality IC package designs and detailed engineering drawings, while driving design
Senior Optical Link Design Engineer – Co-Packaged Optics
Ayar LabsSan JoseAyar Labs in San Jose, CA is seeking a Sr. Staff Engineer for Optical Link Design. The role involves pivotal responsibilities in shaping optical I/O platforms, ensuring optimal performance of co-packa
PLL Design Engineer
Celero CommunicationsSan JoseAbout the Job Are you a PLL Design Engineer, who is seeking an amazing opportunity delivering disruptive High Speed Interconnect Technology to power next generation AI? We are looking for a High-Speed
Engineer, SIG Electrical Design
Micron Technology, IncSan JoseEngineer, SIG Electrical Design (Job ID: JR104338)Micron Technology is a world leader in innovating memory and storage solutions that accelerate the transformation of information into intelligence, in
Principal Systems Design Engineer
Advanced Micro Devices , Inc.San JoseWHAT YOU DO AT AMD CHANGES EVERYTHINGAt AMD, our mission is to build great products that accelerate next-generation computing experiences—from AI and data centers, to PCs, gaming and embedded systems.
R&D Engineer IC Design
Broadcom CorporationSan JoseBroadcom Corporation is accepting resumes for the following position in San Jose, CA: R&D Engineer IC Design (REF9872156). Responsibilities: Architect block and full-chip verification environments usi
Senior ASIC Physical Design Engineer
Cisco Systems, Inc.San JoseThe application window is expected to close on: 08/01/2026Job posting may be removed earlier if the position is filled or if a sufficient number of applications are received.Meet the Team The Common H
Senior Server Hardware Design Engineer
Support RevolutionSan JoseSupport Revolution is seeking a talented Hardware Design Engineer in San Jose, California. The successful candidate will be responsible for schematic capture, PCB layout review, and testing of server
Staff Software Engineer - Switch Design
Support RevolutionSan JoseLocation: San Jose, California, United StatesAbout Supermicro: Supermicro® is a Top Tier provider of advanced server, storage, and networking solutions for Data Center, Cloud Computing, Enterprise IT,
Sr. Software Engineer - Switch Design
Support RevolutionSan JoseSr. Software Engineer - Switch Design (27972) Location: San Jose, California, United StatesAbout Supermicro: Supermicro® is a Top Tier provider of advanced server, storage, and networking solutions fo
Product Design Engineer, Thermals San Jose
Hark, Inc.San JoseHark is an artificial intelligence company building advanced, personalized intelligence. One that is proactive, multimodal, and capable of interacting with the world through speech, text, vision, and
Senior Mechanical Design Engineer — Enclosures & Chassis
ManpowerGroup Global, Inc.San JoseManpowerGroup Global, Inc. is looking for a skilled Mechanical Design Engineer in Wisconsin. You will design complex electro-mechanical assemblies, collaborating with engineering teams for high-perfor
SoC Digital Design Engineer, Multimedia Lab
Ellis Technologies, Inc.San JoseLocationSan Jose Employment TypeRegular Job CodeA231202 ResponsibilitiesArchitecture Design: Participate in defining the architecture of SoC top or subsystems (NoC/CPU/NPU/ISP/Codec), and conduct PPA
Senior Switch Design Engineer - SONiC Networking
Support RevolutionSan JoseSupport Revolution is seeking a Sr. Software Engineer - Switch Design to lead the development of high-performance networking software for data center platforms. The ideal candidate will have over 8 ye
Principal Software Engineer - Switch Design (27966)
Support RevolutionSan JosePrincipal Software Engineer - Switch Design (27966) Location: San Jose, California, United StatesAbout Supermicro: Supermicro® is a Top Tier provider of advanced server, storage, and networking soluti
Remote Carrier Ethernet Network Design Engineer
GCS RecruitmentSan JoseGCS Recruitment is looking for an experienced Network Design Engineer with a strong focus on carrier-grade Ethernet and metro network services. This position is fully remote, emphasizing technical des
Applied AI Engineer for Chip Design & EDA
Etched.ai, Inc.San JoseEtched.ai, Inc. is seeking an Applied AI Engineer in San Jose, California. The role focuses on integrating AI into chip development workflows, enhancing productivity through LLM-agent systems. Respons
Senior Aerospace Design Assurance & QA Engineer
INSIDERSan JoseInsider, Inc. is actively seeking an experienced professional in San Jose, California to take on a role focused on Aerospace Design Assurance. The ideal candidate will have over 6 years of experience
IVR / 3DIC Design Flow Engineer (7102)
TSMCSan JoseOverview We are seeking a highly skilled and motivated Analog & Mixed‑Signal / 3DIC Design Flow Engineer to lead development of Integrated Voltage Regulator (IVR) flows for advanced 3DIC technologies.
Senior ASIC Package Design Engineer
- New York, New York, United States
- New York, New York, United States
About
The rise of heavy‑lift launch vehicles is shifting the industry from an era of mass constraint to one of mass abundance, and we believe this new era demands a fundamentally different class of spacecraft. Engineered to survive the harshest radiation environments and to fully capitalize on today’s and tomorrow’s massive rockets, K2 satellites deliver unmatched capability at constellation scale and across multiple orbits.
With multiple launches planned through 2026 and 2027, we’re Building Bigger to develop the solar system and become a Kardashev Type II (K2) civilization. If you are a motivated individual who thrives in a fast‑paced environment and you’re excited about contributing to the success of a groundbreaking Series C space startup, we’d love for you to apply.
The Role We are seeking a Senior ASIC Package Design Engineer to implement advanced ASIC package architecture, with a strong focus on flip‑chip BGA (FC‑BGA) and multi‑chip module (MCM) solutions. This role supports the end‑to‑end package strategy for high‑performance mixed‑signal and digital SoCs from early architecture and trade studies through vendor engagement, qualification, and production ramp. You will collaborate within internal teams for package design, defining standards, influencing silicon and system architecture, and ensuring first‑pass success for complex, high‑speed, power‑dense ASICs.
Responsibilities
Define ASIC package architecture for FC‑BGA and MCM solutions, including substrate stack‑up, ball‑map strategy, power delivery, signal breakout, and mechanical constraints.
Lead package‑level trade studies across cost, performance, power integrity (PI), signal integrity (SI), thermal, manufacturability, and reliability.
Establish package design standards, methodologies, and best practices.
Drive detailed design of FC‑BGA packages for high‑pin‑count ASICs with high‑speed SerDes, dense power grids, and RF signal content.
Define and review substrate stack‑ups, via strategies, impedance control, escape routing, and reference plane planning.
Partner with silicon, RF, and systems teams to co‑optimize die floorplans and package interfaces.
Support package‑level SI/PI strategy, including high‑speed digital interfaces, power delivery network (PDN) design, and decoupling strategy.
Lead thermal architecture at the package level, including lid selection, TIMs, heat‑spreader, and mechanical interfaces to system cooling.
Drive material selection, substrate technology choices, and assembly process optimization.
Qualifications
Bachelor’s degree in Packaging Engineering, Mechanical Engineering, Electrical Engineering, or a related field.
5+ years of experience in ASIC package design, with deep expertise in FC‑BGA.
Strong understanding of substrate technologies and materials, SI/PI fundamentals at the package level, and thermal management for power‑dense ASICs.
Fluent in SI/PI and EM simulation tools such as SIWave, HFSS, and ADS.
Experience working directly with OSATs and substrate vendors.
Knowledge of packaging qualification and test methodologies.
Nice to Have
Experience with MCM or heterogeneous integration (chiplets, interposers, advanced laminates).
Background in high‑speed digital or mixed‑signal SoCs.
Familiarity with aerospace, space, or high‑reliability electronics.
Compensation and Benefits
Base salary range for this role is $180,000 – $260,000 + equity in the company.
Salary will be based on several factors including, but not limited to: knowledge and skills, education, and experience level.
Comprehensive benefits package including paid time off, medical/dental/vision coverage, life insurance, paid parental leave, and many other perks.
If you don’t meet 100% of the preferred skills and experience, we encourage you to still apply! Building a spacecraft unlike any other requires a team unlike any other and non‑traditional career twists and turns are encouraged.
If you need a reasonable accommodation as part of your application for employment or interviews with us, please let us know.
Export Compliance As defined in the ITAR, “U.S. Persons” include U.S. citizens, lawful permanent residents (i.e., Green Card holders), and certain protected individuals (e.g., refugees/asylees, American Samoans). Please consult with a knowledgeable advisor if you are unsure whether you are a “U.S. Person.” The person hired for this role will have access to information and items controlled by U.S. export control regulations, including the export control regulations outlined in the International Traffic in Arms Regulation (ITAR). The person hired for this role must therefore either be a “U.S. person” as defined by 22 C.F.R. § 120.15 or otherwise eligible for a federally issued export control license.
Equal Opportunity Employer K2 Space is an Equal Opportunity Employer; employment with K2 Space is governed on the basis of merit, competence and qualifications and will not be influenced in any manner by race, color, religion, gender, national origin/ethnicity, veteran status, disability status, age, sexual orientation, gender identity, marital status, mental or physical disability or any other legally protected status.
#J-18808-Ljbffr
Languages
- English
This job comes from a TieTalent partner platform. Click "Apply Now" to submit your application directly on their site.