This job offer is no longer available
About
Develop UVM-based verification environments including agents, scoreboards, and monitors Create and execute test plans at block, subsystem, and chip levels Collaborate with RTL, DFT, and design teams for debug and validation
Required qualifications:
3+ years of ASIC/SoC verification experience Strong knowledge of SystemVerilog and UVM Experience with VCS/Questa/Xcelium simulators Familiarity with coverage-driven verification methodology Proficiency in scripting languages such as Python, TCL, or Perl
Languages
- English
Notice for Users
This job was posted by one of our partners. You can view the original job source here.